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Abstract 
Many video applications in security areas such as close 
circuit television (CCTV) requii-e multiple video 
channels which must be multiplexed into a single video 
streani. 'The industiy can only afford to have a few 
frames or fields per camera. l h i s  paper emphasises on a 
novel Iinrdwaie design using an algorithm for 
synchronising the analogue video inputs. Therefore the 
propused multiplexer spsteni is able to achieve a 
constant stream of 50 digital video fields per second 
using a CPLD (Complex Programmable Logic Device) 
for 625/50 video systcm. 
Background 
'Tlic composite analogue inpu t s  ai-e conve~ted to Bbit 
il'll-R (Inteinational 'Telecommunication Union - 
1~;idioconimunication) B'T.656 i'onnat data. This 
inteiuiitional standard defines the encoding parameters of 
disital television [I]. The important feature of this digital 
foiniai is its PAL (Phase Altemative Line) I NTSC 
(Notional Television Standard Committee) compatibility. 
Hence, the active video resolution is either 720 x 288 per 
11dco field four PAL standard or 720 x 243 for NTSC 
standard. The YCbCr signal of ITU-R 601 is multiplexed 
producing the parallel digital, signal sampled at 27MHz 
i'requcnc!.. 'This digital foiiiiat is also widely used in 
n i o t  \.ideo suixillaiice applications because it offers a 
high video definition and the synchronisation signals are 
cnihcdded into it .  This m;ikes it  easier to be interfaced 
\i-ith other peripherals. 
'The fundaniental of the multiplexing algorithm is time 
Ji\.ision niiiltiplesing (TDM). TDM is a multiplexing 
technique \\herd each video field is assigned to a time 
i n tc i \a l  mid takes turns i n  sequence. 
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Figure 1: TDM applied for video multiplexer 
Features 
Functions of the i.eal-tinie ~iiultiplescr include a camera 
priority selection preddined by the user. For example, in 
tem as shown Figure 1; for video 
input 1 (Vinl), the operator requests 15 fields per second 
in the output stream over the 50 available. The other 
seven camera inputs have an equal priority and share the 
remaining 35 fields. The video field output is sequenced 
as shown in Table 1. In this sequence, the video I'ields of 
each camera are custoniarily distributed. 
The video output sti-eam can then be compressed into an 
MPEG (Motion Picture Esperts Group) format 12-41 or 
into a Wavelet compressed fomiat [j]. Furthermore, the 
compi-(sed video can be transfeii-ed to a computer and 
stored into its harddisk. The playback can Lherefore he 
achievcd on the monitor. The analogue video inputs are 
interlaced. In order to reduce the flicker effect while 
playinfj back the video, a single parity field is pmcessed. 
Only the odd p i t y  fields are on the digital output 
stream in this application. 
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1 able 1 Cieneiatcd Ficld sequence according to the prionty of each camcra 
: Video AID + C 0 , l V C i l C l  -f 
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Description of the system 
The hlock diagram of the real-time digital multiplexer 
is shown i n  Figure 2. The multiplexing system can 
input an unlimited nuniher of video inputs. Only 8 
video sources are taken into coilsideration in this paper. 
Vin 1-8 are analogue composite signals from video 
canieias. The analogue video matrix feeds the analogue 
soui-ces to the Video Processor Blo 
and 3. Thc Video Processor Block are the video 
;inalogue to digital converters, rvhich generate a 
cvntinuoiis digital stream from a particular camera in 
the ITU-I1 BT.656 fonnat [6]. In their respectivc paths, 
tl!t Video Field I3locks contain First In First Out 
(FIFO) memories with a storage capacity for one video 
field. The CPLD behaves as a FIFO controller and is 
implomented in a Lattice ispl.SI 1048EA [7]. The 
CPLD controls the wt-ite scquence for each path and the 
fu l l  r a d  sequence. Also. the controller takes into 
-a ficld sequence provided by a 
howl in Tahle I .  A synchonkation 
. 
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signal capture inechanisni is adopted in order to capture 
the veiiical synchronisation (Vsync) from the desired 
caineras. This way3 a full 8-bit digital video stream is 
produced without any time gap between two fields. 
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Stdte-machine 
The pi-incipal problem is that all  video inputs are fi-om 
different cameras. However tlic cameras tire mi1 
synchronised among themselves, i n  otlicr words a 
genlock signal is not utilised. In  order to generate the 
digital stream without any time gap between the fields; 
a strict synchronising mechanism iiiust be 
accomplished. Therefore, a state-machine in CPLD is 
impleniented to switch smoothly the digital vidco fields 
into a single stream. The state-machine is illustrated in 
F i p m  3. 
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Fisure 3:  Video sequence state-machine 
The video matrix switches the video inputs according to 
the pi-e-genera!Ed sequence (shown in Table 1 ) .  For the 3 
video paths. SI! the video data is fed asyncluonously into 
the video ficlh memories after digital conversion. The 
first stage is to capture the Vsync; which initiates the 
start of a write sequence from any of the path. 
Once Vsync in path 1 has been receivcd by the CPLD. 
the FIFO controller authorises the stait  of write sequence 
as wall as the stait of read sequence for the video FIFOs. 
In parallel, the Vsvncs from paths 2 and 3 arc waiting to 
be caught. When they a1.e receivcd; their FIFO write 
sequence starts in their corresponding paths. 
When a video field has been fully stored into the video 
buffer, the Vsync is re-activated for the next camera of 
the stream sequence. 
Once the first three digital fields have been read out from 
the video buffers, then the path I FIFO memories ere 
ready to be read out. Hence; the rend sequence loop is 
continuously repeated. 
Figure 4 depicts the synchi-onisation tiiiiings between the 
path:;. A Vsync of any video input appears within a two- 
field period, which is represented by TIx in figure 5 with 
X the field numbcr iii the sequence. T2x stmds for the 
duration where a FIFO write sequence may he active. 
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Figure 4: Sketch of synchronisation timings 
The FIFO read sequcncr. is achieved as follows l'&; 
TX,,,, TXn12, T&+3 and so on. According to the 
randomness of the occurrence of a Vsvnc capture of the 
desired single-pal-ity field, i t  can be stated that the time 
allocated to write a complete field takes three lield 
periods in the worst case. I t  is also noticed that thei-e is 
one field period between the start of V s y c  capture 
inteiwl between two consecutive paths. Consequently: i t  
is proven that three video paths are required to achieve 
the whole iiiultiplexer algorithm. 
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Results 
A test boaid has been built based (in the block diagram 
s l i i ~ \ ~ ~ i  in F gui-e 2. Aftei hauinp debugged the hardware 
and thu  softn.ai-e. the video output stieani was visualised 
h!; coiivcitiiig back to an analogue signal. The video 
iiipiils coniiectad to thc hoard are not synchronised. 
Figwe 5 demoiistrates the synchronisation algoiithm by 
generating the 50 fields per second video sequence in 
6 W 5 0  video systcm. 
. . . . . 
Figure 5 :  Vidco output stream hack to analogue 
Conclusion 
A real-time digital video multiplexer has been 
iniplcmented with a CPLD. It has been shown that the 
iequiiements to achieve a digital video stream without 
tinit loss between two fields werc met. The specific 
features of this iiiultiplexei system aie that the cameras 
are not synchionised and singleparity fields aie 
pi-ocessed i n  order to impiove the quality of the display 
duiing playback. 'The application of CPLD significantly 
impioves the piecise video timing controls and also 
I-educes design c~~mplications and implementation time. 
The oumhar of video inputs can be increased indefinitely 
I>\,  ding aiialogiic ~iiatrices. This can he done 
wilhout nindifying the synchronisation algoiithni. 
I'uitheiinoie. it  only requiics minor timing re- 
configwations t u  adapt the conipatibilitv of the same 
hnidnare design for a 5WG0 video system. 
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